
67
32117DS–AVR-01/12
AT32UC3C
Note:
1. The measures are done without any I/O activity on VDDANA/GNDANA power domain.
7.8.7
Digital to Analog Converter (DAC) Characteristics
RES
Resolution
Differential mode,
V
VDDANA = 5V,
VADCREF0 = 3V,
ADCFIA.SEQCFGn.SRES = 1,
S/H gain from 1 to 16
(Fadc = 1.5MHz)
10
Bit
INL
Integral Non-Linearity
1.5
LSB
DNL
Differential Non-Linearity
1.5
LSB
Offset error
-25
25
mV
Gain error
-15
15
mV
Table 7-36.
ADC and S/H Transfer Characteristics (Continued)10-bit Resolution Mode and S/H gain from 1 to 16(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
Table 7-37.
Channel Conversion Time and DAC Clock
Symbol
Parameter
Conditions
Min
Typ
Max
Units
fDAC
DAC clock frequency
1MHz
tSTARTUP
Startup time
3s
tCONV
Conversion time (latency)
No S/H enabled, internal DAC
1
s
One S/H
1.5
s
Two S/H
2
s
Throughput rate
1/tCONV
MSPS
Table 7-38.
External Voltage Reference Input
Symbol
Parameter
Conditions
Min
Typ
Max
Units
V
DACREF
DACREF input voltage range
1.2
V
VDDANA-0.7
V
Table 7-39.
DAC Outputs
Symbol
Parameter
Conditions
Min
Typ
Max
Units
Output range
with external DAC reference
0.2
V
DACREF
V
with internal DAC reference
0.2
V
VDDANA-0.7
C
LOAD
Output capacitance
0
100
pF
R
LOAD
Output resitance
2
k
Ω